

TXD1	36	PIO1_13/DTR/CT16B0_MAT0/TXD
RXD1	37	PIO1_14/DSR/CT16B0_MAT1/RXD
LED0	43	PIO1_15/DCD/CT16B0_MAT2/SCK1
LED1	48	PIO1_16/RT/CT16B0_CAP0
DIP30	2	PIO1_19/DTR/SSEL1
DIP20	13	PIO1_20/DSR/SCK1
DIP21	26	PIO1_21/DCD/MISO1
DIP22	38	PIO1_22/RT/MOSI1
DIP23	18	PIO1_23/CT16B1_MAT1/SSEL1
DIP24	21	PIO1_24/CT32B0_MAT0
DIP25	1	PIO1_25/CT32B0_MAT1
DIP26	11	PIO1_26/CT32B0_MAT2/RXD
DIP27	12	PIO1_27/CT32B0_MAT3/TXD
DIP28	24	PIO1_28/CT32B0_CAP0/SCLK
DIP29	31	PIO1_29/SCK0/CT32B0_CAP1
DIP31	25	PIO1_31


LPC134x_LQFP48 (12 Bit ADC)

RESET/PIO0_0	3
PIO0_1/CLKOUT/CT32B0_MAT2/USB_FTGGLE	4
PIO0_2/SEL0/CT16B0_CAP0	14
PIO0_3/USB_VBUS	15
PIO0_4/SCL	16
PIO0_5/SDA	22
PIO0_6/USB_CONNECT/SCK0	23
PIO0_7/CTS	27
PIO0_8/MISO0/CT16B0_MAT0	28
PIO0_9/MOSI0/CT16B0_MAT1/SWO	29
SWCLK/PIO0_10/SCK0/CT16B0_MAT2	32
TDI/PIO0_11/AD0/CT32B0_MAT3	33
TMS/PIO0_12/AD1/CT32B1_CAP0	34
TDO/PIO0_13/AD2/CT32B1_MAT0	35
TRST/PIO0_14/AD3/CT32B1_MAT1	39
SWDIO/PIO0_15/AD4/CT32B1_MAT2	40
PIO0_16/AD5/CT32B1_MAT3/WAKEUP	45
PIO0_17/RTS/CT32B0_CAP0/SCLK	46
PIO0_18/RXD/CT32B0_MAT0	47
PIO0_19/TXD/CT32B0_MAT1	9
PIO0_20/CT16B1_CAP0	17
PIO0_21/CT16B1_MAT0/MOSI1	30
PIO0_22/AD6/CT16B1_MAT1/MISO1	42
PIO0_23/AD7	

LPC134x_LQFP48 (12 Bit ADC)

1	Vpin	40	3.3V
2	RST	39	
3	DIP4	38	RXD1
4	DIP5	37	TXD1
5	DIP6	36	DIP36
6	DIP7	35	DIP35
7	DIP8	34	DIP34
8	DIP9	33	DIP33
9	SWO	32	DIP32
10	SWCLK	31	DIP31
11	DIP11	30	DIP30
12	DIP12	29	DIP29
13	DIP13	28	DIP28
14	DIP14	27	DIP27
15	SWDIO	26	DIP26
16	Wakeup	25	DIP25
17	DIP17	24	DIP24
18	DIP18	23	DIP23
19	DIP19	22	DIP22
20	DIP20	21	DIP21

DIP40



CON10A

EzSBC2 Rev A, All Rights Reserved

Title		EzSBC2	
Size	B	Document Number	<Doc>
Rev	A	Date:	Thursday, November 01, 2012
Sheet	1	of	1